Initialize the mailbox interface and mail a information to empower the QPU. (This will also make the address space visible for the host. You can them mmap /dev/mem and Manage the QPUs utilizing the MMIO registers explained inside the GPU documentation):Systems for instance Scan-Line Interleave by 3dfx, SLI and NVLink by Nvidia and CrossFire by AMD